## Scaling of Semiconductor Integrated Circuits and EUV Lithography

(半導体集積回路の微細化とEUVリソグラフィー)

December 13, 2016 EIDEC (Emerging nano process Infrastructure

Development Center, Inc.)

Hidemi Ishiuchi

1



## OUTLINE

- Scaling Trend: End of Moore's Law ?
- EUV Lithography: Present Status
- EUV-FEL as light source for EUV Lithography
- Conclusion



### "Moore's Law is Dead. Long Live Moore's Law."



Cover and Table of Contents of IEEE Spectrum, vol. 52, issue 4, April 2015



# Moore's Law (G. E. Moore, 1965)

"The complexity for minimum component costs has increased at a rate of roughly a factor of two per year"



Ref: Gordon E. Moore, Electronics vol. 38, no. 8, pp. 114-117, 1965 Reprint version: Proc. IEEE vol. 86, no. 1, pp. 82-85, 1998



# Moore's Law after 40 years

### (functions per chip, microprocessors)



Source: Intel® Corp.; 2005 ITRS - Seoul Public Conference



# Functions /chip: 2x per 2 years



Source: ORTC Models; 2005 ITRS - Seoul Public Conference



## End of Moore's Law?

#### Scaling Trend of Logic LSIs

2011 ITRS - Technology Trends



## End of Moore's Law?

### Scaling Trend of Logic LSIs

2011 ITRS - Technology Trends

ITRS 2011 & 2015





### **Cloud and mobile computing drive More Moore**

Big Data and abundant computing power are pushing computing to the Cloud Instant Data

Internet

of

Thines

generated by sensors and users are pushing computing to the **Edge** 

Mobile

computing

#### Micro (data) servers and memory

- Device-interconnect tech should meet microserver and mobile computing needs
- Edge computing requires additional functionality for increased consumer value (e.g. motion processor, neural processor unit, etc)
- 2.5D integration to reduce cost and to scale memory bandwidth / power by pushing memory power < compute power</li>

## **JIRS**?

#### Work in Progress – Not for Distribution



### More Moore computational drivers

Enablers: Multi-core pr MPU, GPU, f 2.5D/3D inte Wide-10 form	ocessors FPGA in single chip gration nemory	Enablers: Heterogenous integration Massive parallelism – (many-cor Cognitive & probabilistic computi Logio in memory	e) ng Location awareness & tracking Emotion/environment recognition HD-3D conferencing and streaming Real-time rendering
PC	Internet	Cloud computing Connectivity of everything Multi-thread applications Real-time reconfigurability Visually rich gaming & browsing HD streaming Data accessible everywhere/time <b>Data accessible everywhere/time</b> <b>Multimedia &amp;</b> Mabile intermet	e Personal health-care
1990	2000	2010	2020
100M+ units	IB+ units	10B+ units	100B+ units
< Source: Morg	an Stanley Research		

#### Work in Progress – Not for Distribution



## Application KPIs and PPAC scaling for More Moore



#### Data/compute servers

- KPI = More performance at iso power density
- Constraints = Thermal, energy budget
- Edge computing
  - KPI = More performance & functionality at iso power and cost
  - Constraints = Cost, battery, increased leakage in parallel HW

#### Smart sensors

- KPI = Reduced leakage and variability at near-Vt
- Constraints = System form factor, cost, and security
- More Moore platform for node-to-node PPAC value
  - Performance: >25-30% more fmax @ iso power
  - Power: >50% less energy / switching at given performance
  - Area: >50% area reduction
  - Cost: <25% wafer cost ~30% less cost for same function</li>

#### Work in Progress – Not for Distribution



## Performance saturates in conventional scaling



#### Saturated performance improvement trend, 2013 ITRS

Source ; Prof. Hiramoto, Tokyo Univ.

#### Work in Progress – Not for Distribution



### **Device architecture evolution to scale CPP**



finFET 2011-2019 Lgate/finwidth=3 Weff, SCE



Lateral GAA (gate-all-around) 2018-2024 Lgate/NWD=2 Scale Lgate ~ power reduction



Vertical GAA 2022-2028 Lgate/NWD=2 Variability control, Rext



Monolithic 3D (M3D) 2024-beyond Lgate/NWD=2 Functional scaling



#### Work in Progress – Not for Distribution



## LGAA and VGAA FEP and metrology challenges



Stacked lateral GAA or NW

S-G. Hur, Samsung



Vertical GAA or NW



Kuhn, Intel, 2012

Stacked NW and GAA structures bring new FEP process challenges

- Conformality
- Integrity
- Reliability
- Controls
- 3D metrology for sub-10nm
- Defectivity



### Work in Progress – Not for Distribution Yield







Work in Progress - Do not publish

STRJ WS: March 4, 2016, WG6

### **Technology Roadmap Landscape**





Work in Progress - Not for DGO Utesy: Yuzo Fukuzaki - Sony Corporation



#### More Complex MOSFET Structure (ITRS 2015) 2015 2016 2017 : 2020 Node definition: Foundry



Work in Progress - Do not publish

STRJ WS: March 4, 2016, WG6



### Lgate slow-down forcing alt. transport

TFET

NCFET



[Source: Yeung (UCB), SISPAD 2012]

[Source: Thean (imec), ITF 2013]

#### Work in Progress – Not for Distribution



#### Architecture evolution – key FEP innovations

thermal

thermal

thermal



Source Contact

n+ poly-Drain

n+ poly-Source



finFET 2011-2019 Lgate/finwidth=3 Weff, SCE

Work in Progress - Do not publish



Lateral GAA (gate-all-around) 2018-2024 Lgate/NWD=2 Scale Lgate ~ power reduction

> 3D Resistive RAM Massive storage

1D CNFET, 2D FET Compute, RAM access STT MRAM Quick access

1D CNFET, 2D FET Compute, RAM access

1D CNFET, 2D FET Compute, Power, Clock Monolithic 3D (M3D) 2024-beyond Lgate/NWD=2 Functional scaling

Variability control, Rext

Source: Prof. Mitra, Stanford Univ.

STRJ WS: March 4, 2016, WG6

ate Contai

n+ Poly-gate

Bulk Silicon

Vertical GAA

Lgate/NWD=2

2022-2028

Silicon Oxide

Drain Contact

## Main scaling focus & performance boosters

Table MM01 - More Moore Device Technology Roadmap								
YEAR OF PRODUCTION	2015	2016	2018	2020	2022	2024	2026	2028
Logic device technology naming	P70M52	P52M36	P42M24	P32M16	P24M12	P24M12V1	P24M12V2	P24M12V3
Logic industry "Node Range" Labeling (nm)	"16/14"	"11/10"	"8/7"	"6/5"	"4/3"	"3/2.5"	"2/1.5"	"1/0.75"
Node production years	3	3	3	3	3	3	3	>3
Device structure options	finFET FDSOI	finFET FDSOI	finFET LGAA	finFET LGAA VGAA	VGAA, M3D	VGAA, M3D	VGAA, M3D	VGAA, M3D
DEVICE ARCHITECTURE & MODULES								
Starting substrate	SI, SOI	Si, SOI	Si,SOI, SRB, QW	Si,SOI, SRB, QW	Si,SOI, SRB, QW	Si,SOI, SRB, QW	Si,SOI, SRB, QW	Si,SOI, SRB, QW
N-channel	Si	sSi	sSi, Ge	sSi, sGe, ⅢV	sSi, sGe, ⅢV	sSi, sGe, IIIV	sSi, sGe, ⅢV	sSi, sGe, ⅢV
P-channel	Si	Si,SiGe	Si,SiGe	Si,SiGe	Ge	Ge	Ge	Ge
Channel formation	Etch	Etch, EPI	Etch, EPI	Etch, EPI	Etch, EPI	Etch, EPI	Etch, EPI	Etch, EPI
Contact material	Silicide	Low-SBH	Low-SBH	Low-SBH	Low-SBH	Low-SBH	Low-SBH	Low-SBH
Contact integration	EPI	EPI	EPI WAC	EPI WAC	EPI WAC	EPI WAC	EPI WAC	EPI WAC
DEVICE PERFORMANCE BOOSTERS								
Main performance booster	SCE finHeight Vt	SCE finHeight Vt	Parasitics finHeight	Parasitics finHeight	Low Vdd 3D	Low Vdd 3D	Low Vdd 3D	Low Vdd 3D
Scaling focus	Perf	Power	Power	Power	Function	Function	Function	Function
Channel strain	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes
S/D strain	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes
Transport scheme	DD	Quasi Ballistic	Quasi Ballistic	Ballistic	Ballistic TFET, JFET, NCMOS	Ballistic TFET, JFET, NCMOS	Ballistic TFET, JFET, NCMOS, Spin	Ballistic TFET, JFET, NCMOS, Spin

- Increasing Functions/\$ is the main focus
- Added new node naming nomenclature (e.g. P70M52) since pitch scaling is not directly representing node itself
- 2014-2018 (N14, N10) focus on SCE, Weff scaling, cell height reduction
- 2018-2022 (N7 and N5) focus on parasitics, Weff scaling, active utilization in standard cell
- 2022-2030 (N3 and beyond) focus on ultra low-Vdd and 3D integration



#### Work in Progress – Not for Distribution





# Scaling of MOSFET

Table MM01 - More Moore - Logic C							
YEAR OF PRODUCTION	2015	2017	2019	2021	2024	2027	2030
Logic device technology naming	P70M56	P48M36	P42M24	P32M20	P24M12G1	P24M12G2	P24M12G3
Logic industry "Node Range" Labeling (nm)	"16/14"	"11/10"	"8/7"	"6/5"	"4/3"	"3/2.5"	"2/1.5"
Logic device structure options	fin FET FDSOI	finFET FDSOI	finFET LGAA	finFET LGAA VGAA	VGAA, M3D	VGAA, M3D	VGAA, M3D
	FIDET FDSOI	FINET FDSOI FDSOI FDSOI	Lateral Nanowing	Lateral Nanowire	Vertical Nanowire	Vertical Nanowire	Vertical Nanowire
LOGIC DEVICE GROUND RULES							
MPU/SoC Metalx ½ Pitch (nm)[1,2]	28.0	18.0	12.0	10.0	6.0	6.0	6.0
MPU/SoC Metal0/1 ½ Pitch (nm)	28.0	18.0	12.0	10.0	6.0	6.0	6.0
Contacted poly half pitch (nm)	35.0	24.0	21.0	16.0	12.0	12.0	12.0
L <sub>g</sub> : Physical Gate Length for HP Logic (nm) [3]	24	18	14	10	10	10	10
$L_g$ : Physical Gate Length for LP Logic (nm)	26	20	16	12	12	12	12

finFET: fin Field Effect Transistor LGAA: Lateral Gate-All-Around M3D: Monolithic 3 Dimensional FDSOI: Fully Depleted Silicon On Wafer

VGAA: Vertical Gate-All-Around

Source: ITRS 2015 Edition, "More Moore" Chapter, Table MM01

### **Ground rules**

YEAR OF PRODUCTION	2015	2016	2018	2020	2022	2024	2026	2028
Logic device technology naming	P70M52	P52M36	P42M24	P32M16	P24M12	P24M12V1	P24M12V2	P24M12V3
Logic industry "Node Range" Labeling (nm)	*16/14*	-11/10-	-8/7-	*6/5*	*4/3*	*3/2.5*	"2/1.5"	*1/0.75*
Node production years	3	3	3	3	3	3	3	>3
Device structure options	finFET FDSOI	finFET FDSOI	finFET LGAA	finFET LGAA VGAA	VGAA, M3D	VGAA, M3D	VGAA, M3D	VGAA, M3D
LOGIC DEVICE GROUND RULES								
Contacted gate pitch (nm)	70	52	42	32	24	24	24	24
L , : Physical Gate Length for HPLogic (rim)	24	18	14	10	10	10	10	10
L ; : Physical Gate Length for LP Logic (nm)	26	20	16	12	12	12	12	12
Spacer width (nm)	12	8	6	5	5	5	5	5
Contact CD (nm) - linFET, LGAA	22	18	16	12	-	-		
Netal pitch (nm)	56	36	24	18	12	12	12	12
finFET - lateral pitch (nm)	42	27	24	18				
LGAA - lateral pitch (nm)			24	18				
LGAA - vertical pitch (nm)			18	18				
VG4A - lateral pitch (nm)			A	18	12	12	12	12
Fin width (nm)	8	6	6	6	· · · ·			· · · · ·
Lateral GAA - nanowire diameter (nm)		· · · · · · · · · · · · · · · · · · ·	7	5				
Vertical GAA - nanowire diameter (nm)	-			5	5	5	5	5
Fin height (nm)	40	35	35	35	1			
Number of active lateral GAA devices vertically stacked	÷		3	2				
Footprint drive efficiency - finFET	2.10	2.81	3.17	4.22	-			
Footprint drive efficiency - lateral GAA	-		2.75	1.75	1.0.5	· · · · · · · ·	12.00	1.1.1
Footprint drive efficiency - vertical GAA	1		1	0.87	1.31	1.31	1.31	1.31
DATTEDAMAN				1				

- Gate pitch slowing to extend life of lateral devices
- Area scaling compensated by metal scaling
- Contact CD=12nm is the limit to keep Rext within limits
- Vertical GAA loses 3D device knob to scale Weff loss compensated by monolithic 3D
- Lgate and CPP scaling slow-down stops Capa down-scaling ultra low-Vdd is needed



#### Work in Progress – Not for Distribution



### **3D Cell Arrays of NAND Flash Memories**





ISSCC2014, Three-Dimensional 128Gb MLC Vertica NAND Flash-Memory with 24-WL Stacked Layers and 50MB/s High-Speed Programming, Ki-Tae Parl et al.

Work in Progress - Do not publish

A EIDEC

Charge Trap Cell (Samsung)





IEDM2015, A Floating Gate Based 3D NAND Technology with CMOS under Array (Invited), Krishna Parat et al

STRJ WS: March 4, 2016, WG6



#### Floating Gate Cell (intel / Micron)



(b)

# Rayleigh's Formula

 $R = k_1 \frac{\lambda}{\mathrm{NA}}$ 

R: Resolution (nm) $k_1$ : Constant $\lambda$ : Wave Length (nm)NA: Numerical Aperture

R <b>(nm)</b>	$k_1$	λ (nm)	NA
64	0.31	193 (ArF)	0.93
37	0.26	193 (ArF)	1.35
12	0.30	13.5 (EUV)	0.33
7.9	0.30	13.5 (EUV)	0.51
7.3	0.30	13.5 (EUV)	0.55



# EUV Lithography Tools in AIST SCR

### **EUV Small Field Exposure Tool** Clean Track ACT12 HSFET

HSFET Speci	fications	
NA	0.51	$\mathbb{N}$
Variation of NA	Variable	AIS
Illumination	σ <sub>max</sub> =1.0 (6 apertures)	htt
Field Size	0.03x0.2mm	AIST





CD-SEM

**CG4000** 

#### T Open Research Platform ps://unit.aist.go.jp/tia-co/orp/index en.html

AIST : National Institute of Advanced Industrial Science and Technology SCR : Super Clean Room

Source: S. Magoshi, et al., "Recent status of the High-NA Small Field Exposure Tool (HSFET) at EIDEC," 2016 International Symposium on Extreme Ultraviolet Lithography, Hiroshima, Japan, Oct. 24, 2016



## Variable NA – NA0.33 vs. NA0.51





# **HSFET Image Contrast (Simulation)**



 Quadrupole illum. will show better resolution performance for over 14nm hp patterning.

✓ Dipole illum. will show better performance for under 13nm hp patterning.



## Imaging Performance - Quad. Illumination





## Imaging Performance - Dipole for 11nm L/S





## Imaging Performance - Leaf Dipole for 8nm L/S





#### 193i multi-patterning cost explosion





#### Work in Progress – Not for Distribution



### EUV - simplifying stack and saving steps

### **193i LELE metal patterning**

Resist	
Litho stack	
Pattern memory	6
Etch stack	
Metal HM stack	
Low-k stack	

		_	
-		-	







- 1. Deposition
- 2. Litho+Etch+Strip

3. Deposition

4. Litho+Etch+Strip

5. HM open + final etch

### **EUV SE metal patterning**



#### Pros

- Simplified stack
- Avoiding CDU and OVL seen in MPT
- Less # of depo, litho, etch steps
  Cons
- Need improvements in resists for productivity and better LER



#### Work in Progress – Not for Distribution



# "10nm Technology" of Samsung

Design	10 nm	14 nm
Gate pitch	64 nm	78 nm
CA pitch	64 nm	78 nm
Active Contact Width	18 nm	20 nm
M1, Mx (Metal Interconnect) pitch	48 nm	64 nm

- Metal (M1, Mx) half pitch: 24 nm
- Lithography Tool: ArF immersion (ArF-i)

Ref: H.-J. Cho, et al, 2016 Symposium on VLSI Technology, Digest of Technical Papers, pp.14-15, 2016.



# "7 nm Technologies" in IEDM 2016

- IBM, GLOBALFOUNDRIES, and Samsung:
  - Poly Si (contacted): 44nm / 48 nm pitch (ArF-i)
  - Metal interconnect: 36nm pitch (EUV)
  - EUV lithography for Metal Interconnect
- TSMC:
  - SRAM cell size: 0.027 um<sup>2</sup>
  - ArF immersion (ArF-i) lithography

(R&D with EUV Lithography, too)

### Ref: IEDM Technical Digest, 2016



# IEDM 2016, #2.6, IBM/GF/Samsung





# IEDM 2016, #2.6, IBM/GF/Samsung



**Fig. 8.** (a) Schematic flow for self-aligned quadruple FIN patterning (SAQP); (b) Topdown SEM of the FINs formed with SAQP process. (c) un-optimized vs (d) Optimized SAQP process.

Ref: IEDM Technical Digest, 2016



**Fig. 12.** (a)(b) Improved common process window in DOF and printing resolution achieved with EUV, compared to optical litho. (c)(d) Topdown SEMs of typical MOL EUV patterning with 45°, 90° cross-couple, respectively (24nm trench width).



# 2016 EUVL Symposium: Highlights

### Source

- ✓ 70% average availability achieved. (champion: 90% per 4wks)
- ✓ 1500 wpd demonstrated but consistency is the next challenge.

## Resist

- ✓ Sensitivity and LER/LCDU are far from targets.
- ✓ Stochastic variation needs to be addressed for current and future materials.



# 2016 EUVL Symposium: Highlights

## Mask

- ✓ Very positive year (ABI optic upgraded, AIMS tool shipped).
- Blank suppliers making progress (0 defect blanks possible).
- ✓ Infrastructure gap for pattern mask inspection.

## Pellicle (keeping mask clean)

- $\checkmark$  Good progress but very far to go for HVM readiness.
- ✓ Need industry focus to bring all the required components together.



## 2016 EUV Focus Areas

Key Focus Areas	Rank*	StdDev
Reliable source operation with > 85% availability	2.00	1.09
Resist resolution, sensitivity & LER met simultaneously	2.14	1.01
Keeping mask defect free ( by pellicle and affiliated infrastructure )	2.36	0.88
Mask yield & defect inspection/review infrastructure	3.50	0.78

\*) Average of 22 steering committee members' votes 1 being the most critical



# **EUV Focus Areas**

2013 / 22hp	2014 / 16hp	2015 / 16hp	2016 / 16hp
<ol> <li>Long-term reliable source operation with         <ul> <li>a. 125 W at IF in 2014</li> <li>b. 250 W in 2015</li> </ul> </li> </ol>	<ol> <li>Reliable source operation with &gt; 75% availability</li> <li>125 W at IF in 1H / 2015 (at customer)</li> <li>250 W at IF in 1H / 2016 (HVM entry at customer)</li> </ol>	<ol> <li>Reliable source operation with &gt; 85% availability         <ul> <li>Expectation of 1500 average wafers per day in 2016</li> </ul> </li> </ol>	<ol> <li>Reliable source operation with &gt; 85% availability         <ul> <li>1500 wafers per day with consistency in 2017</li> </ul> </li> </ol>
<ol> <li>Mask yield &amp; defect inspection/review infrastructure</li> </ol>	<ol> <li>Resist resolution, sensitivity &amp; LER met simultaneously         <ul> <li>Progress insufficient to meet 2015 introduction target</li> </ul> </li> </ol>	<ul> <li>2. Resist resolution, sensitivity &amp; LER met simultaneously <ul> <li>Increased focus needed on manufacturing performance (defectivity, pattern collapse,)</li> </ul> </li> </ul>	<ul> <li>2. Resist resolution, sensitivity &amp; LER met simultaneously <ul> <li>Sensitivity and LER/LCDU are far from targets.</li> <li>Stochastic variation needs to be addressed for current and future materials</li> </ul> </li> </ul>
<ul> <li>4. Keeping mask defect free</li> <li>Availability of pellicle mtg HVM req't</li> <li>Minimize defect adders during use</li> </ul>	<ol> <li>Mask yield &amp; defect inspection/review infrastructure         <ul> <li>Enable high yield defect free mask blank supply chain</li> </ul> </li> </ol>	<ol> <li>Mask yield &amp; defect inspection/review infrastructure         <ul> <li>Sustainability of mask tool supply chain remains critical</li> </ul> </li> </ol>	<ul> <li>3. Keeping mask defect free</li> <li>Good progress but very far to go for HVM readiness</li> <li>Need industry focus to bring all the required components together</li> </ul>
<ol> <li>Resist resolution, sensitivity &amp; LER met simultaneously</li> </ol>	<ul> <li>Keeping mask defect free</li> <li>Availability of pellicle mtg HVM req't : need integrated industry strategy for solution</li> <li>Minimize defect adders during use</li> </ul>	<ul> <li>4. Keeping mask defect free (by EUV pellicle)</li> <li>Pellicle demonstration in the field (on 3300) required in 2016</li> </ul>	<ul> <li>Mask yield &amp; defect inspection/review infrastructure</li> <li>Infrastructure gap for pattern mask inspection remains</li> </ul>

# EUV-FEL (Free Electron Laser)



# **Potential Problems in EUV-FEL**

- R&D expense to develop EUV-FEL
  - Who pays the cost? International collaboration necessary.
  - When and where available?
- Cost of ownership
  - to be less expensive than existing EUV source
- Foot print
- Stable operation
  - two beam lines are necessary for back up
- Generation of radioactive materials due to high energy electron irradiation
- High peak power
  - potential damage in mirrors and reticles
  - Resist
- Too coherent EUV light



# Tradeoff: Resolution vs Sensitivity



Low sensitivity is acceptable if higher EUV source power is available.

Ref: 2016 International Symposium on Extreme Ultraviolet Lithography, Hiroshima, Japan



# Summary

- Scaling limit is 10nm for MOSFET gate length; 6nm for metal interconnect, according to ITRS 2015.
- Performance and degree of integration will be getting better by using new device structures, new materials, 3D device structure, 3D assembly & packaging, etc. even if we reach the scaling limit
- EUV lithography will be used in mass production tool for 7nm or 5nm logic products and beyond.
- EUV-FEL is a possible solution as an EUV source with higher average power than 1 kW. Its cost of ownership, peak power, coherence of the EUV-FEL source might be the potential problems to be solved



## References

- ITRS (International Technology Roadmap for Semiconductors)
  - <u>http://www.itrs2.net/</u>
  - ITRS latest version, and archives
  - White Paper, Presentation Materials, etc.
- JEITA / STRJ (Semiconductor Technology Roadmap committee of Japan)
  - <u>http://semicon.jeita.or.jp/STRJ/</u>
  - ITRS 2013 Edition (Japanese version) and older
  - Presentation material of STRJ Workshop, etc.
- SEMATECH and ISMI Proceedings Archives: Lithography
  - <u>http://www.sematech.org/meetings/archives/litho/index.htm</u>
- IEUVI (International EUV Initiative)
  - <u>http://ieuvi.org/index.html</u>
  - <u>http://ieuvi.org/TWG/IEUVI\_TWGs01.htm</u>

