
Scaling of Semiconductor Integrated Circuits and EUV Lithography

(半導体集積回路の微細化とEUVリソグラフィ)

December 13, 2016

EIDEC (Emerging nano process Infrastructure
Development Center, Inc.)

Hidemi Ishiuchi

OUTLINE

- Scaling Trend: End of Moore's Law ?
- EUV Lithography: Present Status
- EUV-FEL as light source for EUV Lithography
- Conclusion

“Moore’s Law is Dead. Long Live Moore’s Law.”



SPECIAL REPORT

50 Years of MOORE'S LAW

29 The Long Good-bye

30 The Multiple Lives of Moore's Law

Why the rule reigned for half a century—and what will happen next. **By Chris Mack**

33 Transistors, by the Numbers

A look at six decades of changes in price and production. **By Dan Hutcheson**

34 Efficiency's Brief Reprieve

Performance gains are declining, but energy efficiency still has some life in it. **By Jonathan Koomey & Samuel Naffziger**

37 When Mead Met Moore

Carver Mead talks about his first encounter with the chip visionary. **By Rachel Courtland**

38 The Law That's Not a Law

A conversation with Gordon E. Moore.

42 Moore's Law Is Dying (and That Could Be Good)



The slowing of transistor miniaturization will benefit many engineers. **By Andrew "bunnie" Huang**



Cover and Table of Contents of IEEE Spectrum, vol. 52, issue 4, April 2015

Moore's Law (G. E. Moore, 1965)

“The complexity for minimum component costs has increased at a rate of roughly **a factor of two per year**”




Ref: Gordon E. Moore, Electronics vol. 38, no. 8, pp. 114-117, 1965

Reprint version: Proc. IEEE vol. 86, no. 1, pp. 82-85, 1998

Moore's Law after 40 years

(functions per chip, microprocessors)




Source: Intel® Corp. ; 2005 ITRS – Seoul Public Conference

Functions /chip: 2x per 2 years

Chip Size Trends – 2005 ITRS Functions/Chip Model IS

2005 ITRS Product Technology Trends
Functions/Chip

(@Volume Production, Affordable Chip Size**)



** Affordable
Production
Chip Size Targets:
DRAM, Flash < 145mm²
hp MPU < 310mm²
cp MPU < 140mm²

Average
Industry 1970-2020
"Moore's Law"
2x Functions/chip
Per 2 years

MPU ahead or =
"Moore's Law"
2x Xstors/chip
Per 2 years
Thru 2010

** Example
Chip Size Targets:
1.1Gt P07h MPU
@ intro in 2004/620mm²
@ prod in 2007/310mm²

** Example
Chip Size Targets:
0.39Gt P07c MPU
@ intro in 2004/280mm²
@ prod in 2007/140mm²

Past ← → Future


Source: ORTC Models; 2005 ITRS – Seoul Public Conference

End of Moore's Law?

Scaling Trend of Logic LSIs

2011 ITRS - Technology Trends

ITRS 2011




Source: ITRS 2011 Edition

End of Moore's Law?

Scaling Trend of Logic LSIs

2011 ITRS - Technology Trends

ITRS 2011 & 2015



Source: ITRS 2011 Edition / ITRS 2015 Edition

Cloud and mobile computing drive More Moore




- Device-interconnect tech should meet microserver and mobile computing needs
- Edge computing requires additional functionality for increased consumer value (e.g. motion processor, neural processor unit, etc)
- 2.5D integration to reduce cost and to scale memory bandwidth / power by pushing memory power < compute power



Work in Progress – Not for Distribution

More Moore FT, ITRS summer meeting, Stanford Univ., Palo Alto, CA, USA, July 11-12, 2015

More Moore computational drivers



Work in Progress – Not for Distribution

More Moore FT, ITRS summer meeting, Stanford Univ., Palo Alto, CA, USA, July 11-12, 2015

Application KPIs and PPAC scaling for More Moore



- **Data/compute servers**

- KPI = More performance at iso power density
- Constraints = Thermal, energy budget

- **Edge computing**

- KPI = More performance & functionality at iso power and cost
- Constraints = Cost, battery, increased leakage in parallel HW



- **Smart sensors**

- KPI = Reduced leakage and variability at near-Vt
- Constraints = System form factor, cost, and security



- **More Moore platform for node-to-node PPAC value**

- **Performance:** >25-30% more f_{max} @ iso power
- **Power:** >50% less energy / switching at given performance
- **Area:** >50% area reduction
- **Cost:** <25% wafer cost – ~30% less cost for same function




Work in Progress – Not for Distribution

More Moore FT, ITRS summer meeting, Stanford Univ., Palo Alto, CA, USA, July 11-12, 2015

Performance saturates in conventional scaling

Saturated performance improvement trend, 2013 ITRS




Source ; Prof. Hiramoto, Tokyo Univ.




Work in Progress – Not for Distribution

More Moore FT, ITRS summer meeting, Stanford Univ., Palo Alto, CA, USA, July 11-12, 2015


Device architecture evolution to scale CPP




finFET
 2011-2019
 $L_{gate}/finwidth=3$
 Weff, SCE



Lateral GAA (gate-all-around)
 2018-2024
 $L_{gate}/NWD=2$
 Scale $L_{gate} \sim$ power reduction



Vertical GAA
 2022-2028
 $L_{gate}/NWD=2$
 Variability control, Rext




Monolithic 3D (M3D)
 2024-beyond
 $L_{gate}/NWD=2$
 Functional scaling



Work in Progress – Not for Distribution


More Moore FT, ITRS summer meeting, Stanford Univ., Palo Alto, CA, USA, July 11-12, 2015

LGAA and VGAA FEP and metrology challenges




Stacked lateral GAA or NW

S-G. Hur, Samsung



Vertical GAA or NW



Kuhn, Intel, 2012

Stacked NW and GAA structures bring new FEP process challenges

- Conformality
- Integrity
- Reliability
- Controls
- 3D metrology for sub-10nm
- Defectivity
- Yield



Work in Progress – Not for Distribution

More Moore FT, ITRS summer meeting, Stanford Univ., Palo Alto, CA, USA, July 11-12, 2015

Technology Roadmap(ITRS2015)



2015


2019

| Node | 45/40nm | 32/28nm | 22/20 nm | 16/14nm | 10nm | 7nm | 5nm ~Beyond | |
|-------------|--------------------------------|---|--------------------------|------------------|---------------------------------|--|---|------|
| Litho | 193nmArF ImmNA1.2 | 193nmArF Imm. NA1.35 | | | Align. Improvmt Phase 1 | | Phase 2 | |
| | SMO (Source Mask Optimization) | | | | Multiple Patterning | | <ul style="list-style-type: none"> • EUV • DSA (Directed self assembly) • Multi Patterning | |
| | | | | Double LELE SADP | Triple or Quadruple LELELE SAQP | | | |
| Gate Pitch | 186~167 | 130~117 | 90~70nm | | 55~50 | 42 | 32, ~24 | |
| Front End | Bulk Planer HKMG | | Fin FET (HKMG Gate Last) | | | | LGAA | VGAA |
| | Bulk Planer Poly/SiON | Gate First or Gate Last | HK-Last Gate Last | | | Nano Sheet | M3D | |
| | | Planer FD SOI (HKMG Gate First) Gate Last? | | | | <ul style="list-style-type: none"> • Ge, III-V Ch. • Tunnel FET • 2D device • Graphene etc | | |
| | | Ch Material : SiGe ch, III-V ch, Ge CMOS | | | | | | |
| Metal Pitch | 142~128 | 100~90 | 80 | 64~52 | 45~36 | 24 | 18, ~12 | |
| Back End | Round Contact | | Local Interconnect | | | | | |
| | K=2.6~2.9 | K=2.4~2.8 | | | | | | |
| | Via First | Trench First metal Hard Mask | | | | | | |
| | Cu | CuMn | | | Air Gap | CuMnCo ? | | |
| | | <ul style="list-style-type: none"> • k<2.4 • Low-R wiring Material • CNT Via • Air Gap | | | | | | |

Work in Progress - Do not publish


STRJ WS: March 4, 2016, WG6

Technology Roadmap Landscape



Work in Progress – Not for Distribution Courtesy: Yuzo Fukuzaki – Sony Corporation
 More Moore FT, ITRS summer meeting, Stanford Univ., Palo Alto, CA, USA, July 11-12, 2015

More Complex MOSFET Structure (ITRS 2015)




Work in Progress - Do not publish

STRJ WS: March 4, 2016, WG6




Lgate slow-down forcing alt. transport

NCFET



[Source: Yeung (UCB), SISPAD 2012]

TFET




[Source: Thean (imec), ITF 2013]




Work in Progress – Not for Distribution

More Moore FT, ITRS summer meeting, Stanford Univ., Palo Alto, CA, USA, July 11-12, 2015


Architecture evolution – key FEP innovations




finFET
 2011-2019
 $L_{gate}/finwidth=3$
 Weff, SCE



Lateral GAA (gate-all-around)
 2018-2024
 $L_{gate}/NWD=2$
 Scale $L_{gate} \sim$ power reduction



Vertical GAA
 2022-2028
 $L_{gate}/NWD=2$
 Variability control, Rext



3D Resistive RAM
 Massive storage

1D CNFET, 2D FET
 Compute, RAM access

STT MRAM
 Quick access

1D CNFET, 2D FET
 Compute, RAM access

1D CNFET, 2D FET
 Compute, Power, Clock

Monolithic 3D (M3D)
 2024-beyond
 $L_{gate}/NWD=2$
 Functional scaling

Source: Prof. Mitra, Stanford Univ.

Work in Progress - Do not publish

STRJ WS: March 4, 2016, WG6

Main scaling focus & performance boosters

| Table MM01 - More Moore Device Technology Roadmap | | | | | | | | |
|---|------------------------|------------------------|-------------------------|-------------------------|-----------------------------------|-----------------------------------|--|--|
| YEAR OF PRODUCTION | 2015 | 2016 | 2018 | 2020 | 2022 | 2024 | 2026 | 2028 |
| Logic device technology naming | P70M52 | P52M36 | P42M24 | P32M16 | P24M12 | P24M12V1 | P24M12V2 | P24M12V3 |
| Logic industry "Node Range" Labeling (nm) | "16/14" | "11/10" | "8/7" | "6/5" | "4/3" | "3/2.5" | "2/1.5" | "1/0.75" |
| Node production years | 3 | 3 | 3 | 3 | 3 | 3 | 3 | >3 |
| Device structure options | finFET FDSOI | finFET FDSOI | finFET LGAA | finFET LGAA VGAA | VGAA, M3D | VGAA, M3D | VGAA, M3D | VGAA, M3D |
| DEVICE ARCHITECTURE & MODULES | | | | | | | | |
| Starting substrate | Si, SOI | Si, SOI | Si,SOI, SRB, QW | Si,SOI, SRB, QW | Si,SOI, SRB, QW | Si,SOI, SRB, QW | Si,SOI, SRB, QW | Si,SOI, SRB, QW |
| N-channel | Si | sSi | sSi, Ge | sSi, sGe, IIIv | sSi, sGe, IIIv | sSi, sGe, IIIv | sSi, sGe, IIIv | sSi, sGe, IIIv |
| P-channel | Si | Si,SiGe | Si,SiGe | Si,SiGe | Ge | Ge | Ge | Ge |
| Channel formation | Etch | Etch, EPI | Etch, EPI | Etch, EPI | Etch, EPI | Etch, EPI | Etch, EPI | Etch, EPI |
| Contact material | Silicide | Low-SBH | Low-SBH | Low-SBH | Low-SBH | Low-SBH | Low-SBH | Low-SBH |
| Contact integration | EPI | EPI | EPI WAC | EPI WAC | EPI WAC | EPI WAC | EPI WAC | EPI WAC |
| DEVICE PERFORMANCE BOOSTERS | | | | | | | | |
| Main performance booster | SCE finHeight Vt | SCE finHeight Vt | Parasitics finHeight | Parasitics finHeight | Low Vdd 3D | Low Vdd 3D | Low Vdd 3D | Low Vdd 3D |
| Scaling focus | Perf | Power | Power | Power | Function | Function | Function | Function |
| Channel strain | Yes | Yes | Yes | Yes | Yes | Yes | Yes | Yes |
| S/D strain | Yes | Yes | Yes | Yes | Yes | Yes | Yes | Yes |
| Transport scheme | DD | Quasi Ballistic | Quasi Ballistic | Ballistic | Ballistic TFET, JFET, NCMOS | Ballistic TFET, JFET, NCMOS | Ballistic TFET, JFET, NCMOS, Spin | Ballistic TFET, JFET, NCMOS, Spin |

- Increasing Functions/\$ is the main focus
- Added new node naming nomenclature (e.g. P70M52) since pitch scaling is not directly representing node itself
- 2014-2018 (N14, N10) focus on SCE, Weff scaling, cell height reduction
- 2018-2022 (N7 and N5) focus on parasitics, Weff scaling, active utilization in standard cell
- 2022-2030 (N3 and beyond) focus on ultra low-Vdd and 3D integration










Work in Progress – Not for Distribution

More Moore FT, ITRS summer meeting, Stanford Univ., Palo Alto, CA, USA, July 11-12, 2015

Scaling of MOSFET

Table MM01 - More Moore - Logic Core Device Technology Roadmap

| YEAR OF PRODUCTION | 2015 | 2017 | 2019 | 2021 | 2024 | 2027 | 2030 |
|--|---|---|---|---|---|---|---|
| Logic device technology naming | P70M56 | P48M36 | P42M24 | P32M20 | P24M12G1 | P24M12G2 | P24M12G3 |
| Logic industry "Node Range" Labeling (nm) | "16/14" | "11/10" | "8/7" | "6/5" | "4/3" | "3/2.5" | "2/1.5" |
| Logic device structure options | finFET FDSOI | finFET FDSOI | finFET LGAA | finFET LGAA VGAA | VGAA, M3D | VGAA, M3D | VGAA, M3D |
| |  |  |  |  |  |  |  |
| LOGIC DEVICE GROUND RULES | | | | | | | |
| MPU/SoC Metalx 1/2 Pitch (nm) [1,2] | 28.0 | 18.0 | 12.0 | 10.0 | 6.0 | 6.0 | 6.0 |
| MPU/SoC Metal0/1 1/2 Pitch (nm) | 28.0 | 18.0 | 12.0 | 10.0 | 6.0 | 6.0 | 6.0 |
| Contacted poly half pitch (nm) | 35.0 | 24.0 | 21.0 | 16.0 | 12.0 | 12.0 | 12.0 |
| L_g : Physical Gate Length for HP Logic (nm) [3] | 24 | 18 | 14 | 10 | 10 | 10 | 10 |
| L_g : Physical Gate Length for LP Logic (nm) | 26 | 20 | 16 | 12 | 12 | 12 | 12 |

finFET: fin Field Effect Transistor

FDSOI: Fully Depleted Silicon On Wafer

LGAA: Lateral Gate-All-Around

VGAA: Vertical Gate-All-Around

M3D: Monolithic 3 Dimensional

Source: ITRS 2015 Edition, "More Moore" Chapter, Table MM01

Ground rules

| YEAR OF PRODUCTION | 2015 | 2016 | 2018 | 2020 | 2022 | 2024 | 2026 | 2028 |
|---|-----------------|-----------------|----------------|------------------------|--------------|--------------|--------------|--------------|
| <i>Logic device technology naming</i> | P70M52 | P52M36 | P42M24 | P32M16 | P24M12 | P24M12V1 | P24M12V2 | P24M12V3 |
| <i>Logic industry "Node Range" Labeling (nm)</i> | "16/14" | "11/10" | "8/7" | "6/5" | "4/3" | "3/2.5" | "2/1.5" | "1/0.75" |
| <i>Node production years</i> | 3 | 3 | 3 | 3 | 3 | 3 | 3 | >3 |
| <i>Device structure options</i> | finFET FDSOI | finFET FDSOI | finFET LGAA | finFET LGAA VGAA | VGAA, M3D | VGAA, M3D | VGAA, M3D | VGAA, M3D |
| LOGIC DEVICE GROUND RULES | | | | | | | | |
| <i>Contacted gate pitch (nm)</i> | 70 | 52 | 42 | 32 | 24 | 24 | 24 | 24 |
| <i>L_g : Physical Gate Length for HPLogic (nm)</i> | 24 | 18 | 14 | 10 | 10 | 10 | 10 | 10 |
| <i>L_g : Physical Gate Length for LPLogic (nm)</i> | 26 | 20 | 16 | 12 | 12 | 12 | 12 | 12 |
| <i>Spacer width (nm)</i> | 12 | 8 | 6 | 5 | 5 | 5 | 5 | 5 |
| <i>Contact CD (nm) - finFET, LGAA</i> | 22 | 18 | 16 | 12 | - | - | - | - |
| <i>Metal pitch (nm)</i> | 56 | 36 | 24 | 18 | 12 | 12 | 12 | 12 |
| <i>finFET - lateral pitch (nm)</i> | 42 | 27 | 24 | 18 | | | | |
| <i>LGAA - lateral pitch (nm)</i> | | | 24 | 18 | | | | |
| <i>LGAA - vertical pitch (nm)</i> | | | 18 | 18 | | | | |
| <i>VGAA - lateral pitch (nm)</i> | | | | 18 | 12 | 12 | 12 | 12 |
| <i>Fin width (nm)</i> | 8 | 6 | 6 | 6 | | | | |
| <i>Lateral GAA - nanowire diameter (nm)</i> | | | 7 | 5 | | | | |
| <i>Vertical GAA - nanowire diameter (nm)</i> | | | | 5 | 5 | 5 | 5 | 5 |
| <i>Fin height (nm)</i> | 40 | 35 | 35 | 35 | | | | |
| <i>Number of active lateral GAA devices vertically stacked</i> | | | 3 | 2 | | | | |
| <i>Footprint drive efficiency - finFET</i> | 2.10 | 2.81 | 3.17 | 4.22 | | | | |
| <i>Footprint drive efficiency - lateral GAA</i> | | | 2.75 | 1.75 | | | | |
| <i>Footprint drive efficiency - vertical GAA</i> | | | | 0.87 | 1.31 | 1.31 | 1.31 | 1.31 |

- Gate pitch slowing to extend life of lateral devices
- Area scaling compensated by metal scaling
- Contact CD=12nm is the limit to keep Rext within limits
- Vertical GAA loses 3D device knob to scale Weff – loss compensated by monolithic 3D
- Lgate and CPP scaling slow-down stops Capa down-scaling – ultra low-Vdd is needed



Work in Progress – Not for Distribution

More Moore FT, ITRS summer meeting, Stanford Univ., Palo Alto, CA, USA, July 11-12, 2015

3D Cell Arrays of NAND Flash Memories




Charge
Trap Cell
(Samsung)

ISSCC2014, Three-Dimensional 128Gb MLC Vertical NAND Flash-Memory with 24-WL Stacked Layers and 50MB/s High-Speed Programming, Ki-Tae Park et al.



(a)



Floating Gate Cell
(intel / Micron)



(b)

IEDM2015, A Floating Gate Based 3D NAND Technology with CMOS under Array (Invited), Krishna Parat et al

Rayleigh's Formula

$$R = k_1 \frac{\lambda}{NA}$$

R : Resolution (nm)

k_1 : Constant


λ : Wave Length (nm)

NA: Numerical Aperture

| R (nm) | k_1 | λ (nm) | NA |
|----------|-------|----------------|------|
| 64 | 0.31 | 193 (ArF) | 0.93 |
| 37 | 0.26 | 193 (ArF) | 1.35 |
| 12 | 0.30 | 13.5 (EUV) | 0.33 |
| 7.9 | 0.30 | 13.5 (EUV) | 0.51 |
| 7.3 | 0.30 | 13.5 (EUV) | 0.55 |

EUV Lithography Tools in AIST SCR

**EUV Small Field Exposure Tool
HSFET**



| HSFET Specifications | |
|----------------------|--------------------------------------|
| NA | 0.51 |
| Variation of NA | Variable |
| Illumination | $\sigma_{\max}=1.0$ (6 apertures) |
| Field Size | 0.03x0.2mm |

**Clean Track
ACT12**



**CD-SEM
CG4000**






AIST Open Research Platform

https://unit.aist.go.jp/tia-co/orp/index_en.html

AIST : National Institute of Advanced Industrial Science and Technology
SCR : Super Clean Room


Source: S. Magoshi, et al., "Recent status of the High-NA Small Field Exposure Tool (HSFET) at EIDEC," 2016 International Symposium on Extreme Ultraviolet Lithography, Hiroshima, Japan, Oct. 24, 2016

Variable NA – NA0.33 vs. NA0.51



Source: S. Magoshi, et al., “Recent status of the High-NA Small Field Exposure Tool (HSFET) at EIDEC,” 2016 International Symposium on Extreme Ultraviolet Lithography, Hiroshima, Japan, Oct. 24, 2016

HSFET Image Contrast (Simulation)



Illumination shape
(schematics)

denotes
center
obscuration
area in PO



Quadrupole



Dipole for 22nm Pitch




Dipole for 16nm Pitch

- ✓ Quadrupole illum. will show better resolution performance for over 14nm hp patterning.
- ✓ Dipole illum. will show better performance for under 13nm hp patterning.


Source: S. Magoshi, et al., "Recent status of the High-NA Small Field Exposure Tool (HSFET) at EIDEC," 2016 International Symposium on Extreme Ultraviolet Lithography, Hiroshima, Japan, Oct. 24, 2016

Imaging Performance - Quad. Illumination



24nm L/S




22nm L/S




20nm L/S




18nm L/S



16nm L/S



14nm L/S




Source: S. Magoshi, et al., "Recent status of the High-NA Small Field Exposure Tool (HSFET) at EIDEC," 2016 International Symposium on Extreme Ultraviolet Lithography, Hiroshima, Japan, Oct. 24, 2016


Imaging Performance - Dipole for 11nm L/S




12nm L/S



11nm L/S




10nm L/S




Source: S. Magoshi, et al., "Recent status of the High-NA Small Field Exposure Tool (HSFET) at EIDEC," 2016 International Symposium on Extreme Ultraviolet Lithography, Hiroshima, Japan, Oct. 24, 2016

Imaging Performance - Leaf Dipole for 8nm L/S


11nm L/S




10nm L/S



9.5nm L/S




9.0nm L/S



Source: S. Magoshi, et al., "Recent status of the High-NA Small Field Exposure Tool (HSFET) at EIDEC," 2016 International Symposium on Extreme Ultraviolet Lithography, Hiroshima, Japan, Oct. 24, 2016

193i multi-patterning cost explosion

Patterning Cost



Need for 193i litho stack simplification through innovative materials




Work in Progress – Not for Distribution


More Moore FT, ITRS summer meeting, Stanford Univ., Palo Alto, CA, USA, July 11-12, 2015

EUV - simplifying stack and saving steps

193i LELE metal patterning



EUV SE metal patterning



Pros

- Simplified stack
- Avoiding CDU and OVL seen in MPT
- Less # of depo, litho, etch steps

Cons

- Need improvements in resists for productivity and better LER



Work in Progress – Not for Distribution

More Moore FT, ITRS summer meeting, Stanford Univ., Palo Alto, CA, USA, July 11-12, 2015

“10nm Technology” of Samsung

| Design | 10 nm | 14 nm |
|-----------------------------------|-------|-------|
| Gate pitch | 64 nm | 78 nm |
| CA pitch | 64 nm | 78 nm |
| Active Contact Width | 18 nm | 20 nm |
| M1, Mx (Metal Interconnect) pitch | 48 nm | 64 nm |

- Metal (M1, Mx) half pitch: 24 nm
- Lithography Tool: ArF immersion (ArF-i)

Ref: H.-J. Cho, et al, 2016 Symposium on VLSI Technology, Digest of Technical Papers, pp.14-15, 2016.

“7 nm Technologies” in IEDM 2016

- IBM, GLOBALFOUNDRIES, and Samsung:
 - Poly Si (contacted): 44nm / 48 nm pitch (ArF-i)
 - Metal interconnect: 36nm pitch (EUV)
 - EUV lithography for Metal Interconnect
- TSMC:
 - SRAM cell size: 0.027 μm^2
 - ArF immersion (ArF-i) lithography (R&D with EUV Lithography, too)

Ref: IEDM Technical Digest, 2016

IEDM 2016, #2.6, IBM/GF/Samsung




Fig. 7. 7nm patterning approaches.

Ref: IEDM Technical Digest, 2016

IEDM 2016, #2.6, IBM/GF/Samsung




Fig. 8. (a) Schematic flow for self-aligned quadruple FIN patterning (SAQP); (b) Topdown SEM of the FINs formed with SAQP process. (c) un-optimized vs (d) Optimized SAQP process.

Ref: IEDM Technical Digest, 2016




Fig. 12. (a)(b) Improved common process window in DOF and printing resolution achieved with EUV, compared to optical litho. (c)(d) Topdown SEMs of typical MOL EUV patterning with 45°, 90° cross-couple, respectively (24nm trench width).

2016 EUVL Symposium: Highlights

Source

- ✓ 70% average availability achieved. (champion: 90% per 4wks)
- ✓ 1500 wpd demonstrated but consistency is the next challenge.

Resist

- ✓ Sensitivity and LER/LCDU are far from targets.
- ✓ Stochastic variation needs to be addressed for current and future materials.

Source: "Closing Address," 2016 International Symposium on Extreme Ultraviolet Lithography, Hiroshima, Japan, Oct. 26, 2016

2016 EUVL Symposium: Highlights

Mask

- ✓ Very positive year (ABI optic upgraded, AIMS tool shipped).
- ✓ Blank suppliers making progress (0 defect blanks possible).
- ✓ Infrastructure gap for pattern mask inspection.

Pellicle (keeping mask clean)

- ✓ Good progress but very far to go for HVM readiness.
- ✓ Need industry focus to bring all the required components together.

Source: "Closing Address," 2016 International Symposium on Extreme Ultraviolet Lithography, Hiroshima, Japan, Oct. 26, 2016

2016 EUV Focus Areas

| Key Focus Areas | Rank* | StdDev |
|--|-------|--------|
| Reliable source operation with > 85% availability | 2.00 | 1.09 |
| Resist resolution, sensitivity & LER met simultaneously | 2.14 | 1.01 |
| Keeping mask defect free (by pellicle and affiliated infrastructure) | 2.36 | 0.88 |
| Mask yield & defect inspection/review infrastructure | 3.50 | 0.78 |

**) Average of 22 steering committee members' votes
1 being the most critical*

Source: "Closing Address," 2016 International Symposium on Extreme Ultraviolet Lithography, Hiroshima, Japan, Oct. 26, 2016

EUV Focus Areas

| 2013 / 22hp | 2014 / 16hp | 2015 / 16hp | 2016 / 16hp |
|--|--|---|---|
| <p>1. Long-term reliable source operation with</p> <ul style="list-style-type: none"> a. 125 W at IF in 2014 b. 250 W in 2015 | <p>1. Reliable source operation with > 75% availability</p> <ul style="list-style-type: none"> – 125 W at IF in 1H / 2015 (at customer) – 250 W at IF in 1H / 2016 (HVM entry at customer) | <p>1. Reliable source operation with > 85% availability</p> <ul style="list-style-type: none"> – Expectation of 1500 average wafers per day in 2016 | <p>1. Reliable source operation with > 85% availability</p> <ul style="list-style-type: none"> – 1500 wafers per day with consistency in 2017 |
| <p>2. Mask yield & defect inspection/review infrastructure</p> | <p>2. Resist resolution, sensitivity & LER met simultaneously</p> <ul style="list-style-type: none"> – Progress insufficient to meet 2015 introduction target | <p>2. Resist resolution, sensitivity & LER met simultaneously</p> <ul style="list-style-type: none"> – Increased focus needed on manufacturing performance (defectivity, pattern collapse,...) | <p>2. Resist resolution, sensitivity & LER met simultaneously</p> <ul style="list-style-type: none"> – Sensitivity and LER/LCDU are far from targets. – Stochastic variation needs to be addressed for current and future materials |
| <p>4. Keeping mask defect free</p> <ul style="list-style-type: none"> – Availability of pellicle mtg HVM req't – Minimize defect adders during use | <p>3. Mask yield & defect inspection/review infrastructure</p> <ul style="list-style-type: none"> – Enable high yield defect free mask blank supply chain | <p>3. Mask yield & defect inspection/review infrastructure</p> <ul style="list-style-type: none"> – Sustainability of mask tool supply chain remains critical | <p>3. Keeping mask defect free</p> <ul style="list-style-type: none"> – Good progress but very far to go for HVM readiness – Need industry focus to bring all the required components together |
| <p>4. Resist resolution, sensitivity & LER met simultaneously</p> | <p>3. Keeping mask defect free</p> <ul style="list-style-type: none"> – Availability of pellicle mtg HVM req't: need integrated industry strategy for solution – Minimize defect adders during use | <p>4. Keeping mask defect free (by EUV pellicle)</p> <ul style="list-style-type: none"> - Pellicle demonstration in the field (on 3300) required in 2016 | <p>4. Mask yield & defect inspection/review infrastructure</p> <ul style="list-style-type: none"> – Infrastructure gap for pattern mask inspection remains |

Source: "Closing Address," 2016 International Symposium on Extreme Ultraviolet Lithography, Hiroshima, Japan, Oct. 26, 2016

EUV-FEL (Free Electron Laser)

Achieved values in cERL and
Design values at the EUV-FEL

| Items | Achieved values in cERL | Design Values at the EUV-FEL |
|---|-------------------------|------------------------------|
| Energy for injector (MeV) | 2.9-6 | 10.5 |
| Energy of Accelerator (MeV) | 20 | 800 |
| Charge /bunch (pC) | 0.7-5 | 60 |
| Repetition rate (MHz) | 162.5-1300 | 162.5 |
| Average Current (mA) | 1.0 | 9.75 |
| Emitance for electron beam (mm mrad) | 0.3-1 | 0.6 |
| Gradient of the accelerated energy (MV/m) | 8.6 | 12.5 |
| Wavelength of EUV-FEL (nm) | / | 13.5 |
| Average power of EUV-FEL (kW) | / | Higher than 10 kW |





Fig. 2 Prototype design of the EUV-FEL

Source: H. Kawata, "Strategy to realize the EUV-FEL high power light source," 2016 International Symposium on Extreme Ultraviolet Lithography, Hiroshima, Japan, Oct. 24, 2016

Potential Problems in EUV-FEL

- R&D expense to develop EUV-FEL
 - Who pays the cost? International collaboration necessary.
 - When and where available?
- Cost of ownership
 - to be less expensive than existing EUV source
- Foot print
- Stable operation
 - two beam lines are necessary for back up
- Generation of radioactive materials due to high energy electron irradiation
- High peak power
 - potential damage in mirrors and reticles
 - Resist
- Too coherent EUV light

Tradeoff: Resolution vs Sensitivity



Low sensitivity is acceptable if higher EUV source power is available.

Ref: 2016 International Symposium on Extreme Ultraviolet Lithography, Hiroshima, Japan

Summary

- Scaling limit is 10nm for MOSFET gate length; 6nm for metal interconnect, according to ITRS 2015.
- Performance and degree of integration will be getting better by using new device structures, new materials, 3D device structure, 3D assembly & packaging, etc. even if we reach the scaling limit
- EUV lithography will be used in mass production tool for 7nm or 5nm logic products and beyond.
- EUV-FEL is a possible solution as an EUV source with higher average power than 1 kW. Its cost of ownership, peak power, coherence of the EUV-FEL source might be the potential problems to be solved

References

- ITRS (International Technology Roadmap for Semiconductors)
 - <http://www.itrs2.net/>
 - ITRS latest version, and archives
 - White Paper, Presentation Materials, etc.
- JEITA / STRJ (Semiconductor Technology Roadmap committee of Japan)
 - <http://semicon.jeita.or.jp/STRJ/>
 - ITRS 2013 Edition (Japanese version) and older
 - Presentation material of STRJ Workshop, etc.
- SEMATECH and ISMI Proceedings Archives: Lithography
 - <http://www.sematech.org/meetings/archives/litho/index.htm>
- IEUVI (International EUV Initiative)
 - <http://ieuvi.org/index.html>
 - http://ieuvi.org/TWG/IEUVI_TWGs01.htm